A Verilog HDL Primer, Third Edition

A Verilog HDL Primer, Third Edition

作者: Bhasker J.
出版社: Star Galaxy Publishing
出版在: 2018-05-27
ISBN-13: 9780984629244
ISBN-10: 0984629246
裝訂格式: Quality Paper - also called trade paper
總頁數: 400 頁





內容描述


With this book, you can: 1. Learn Verilog HDL the fast and easy way. 2. Obtain a thorough understanding of the basic building blocks of Verilog HDL. 3. Find out how to model hardware. 4. Find out how to test the hardware model using a test bench.


作者介紹


Bhasker is an Architect at eSilicon Corporation. He was a Distinguished Member of Technical Staff at Bell Laboratories, Lucent Technologies. He has taught VHDL and Verilog HDL at Lucent Technologies for more than four years. He has written four other books on hardware description languages and synthesis including the best-selling books "A VHDL Primer" and "Verilog HDL Synthesis, A Practical Primer." Bhasker has a Ph.D. in Computer Science from the University of Minnesota, M.Tech. in Computer Technology and a B.Tech. in Electrical Engineering from the Indian Institute of Technology, New Delhi.




相關書籍

嵌入式系統設計: ARM-Based FPGA基礎篇

作者 廖裕評 陸瑞強 郭書銘

2018-05-27

嵌入式系統-myRIO 程式設計 (附範例光碟)

作者 陳瓊興 楊家穎

2018-05-27

微電子學《第一冊》, 2/e

作者 林昀 林漢賓

2018-05-27